An analytical scheme to combine the channel component and the edge component of direct tunneling current through ultrathin gate oxides in n-channel metal-oxide-semiconductor field-effect transistors has been developed. The results obtained have been calibrated against the published experimental and numerical simulation data. The inherent simplicity of the proposed analytical model makes it suitable for implementing in circuit simulators. The proposed model is capable of predicting the tunneling current under positive as well as negative gate bias. The impact of gate-source/drain extension overlap length ͑edge͒ on total gate leakage is clearly quantified. It is demonstrated that the overlap length should be scaled to decrease the leakage power consumption and also to extend the scalability of gate oxide to lower values.
INTRODUCTION
The edge direct tunneling ͑EDT͒ current form the gate overlap region into the source drain extension ͑SDE͒ region has been identified as the principal source of off-state power dissipation in state-of-the-art very large scale integration ͑VLSI͒ chips. 1 By taking a simple two stage cascaded inverter circuit, the importance of the EDT component of tunneling leakage was demonstrated in the total gate power consumption. We reiterate that for sub-100 nm devices, more than half of the total gate power dissipation comes from the EDT component. 1 Yang et al. 2 have also shown that the EDT component of gate leakage exceeds even band-to-band tunneling ͑BTBT͒ and gate induced drain leakage ͑GIDL͒ for ultrathin gate oxides in metal-oxide-semiconductor fieldeffect transistors ͑MOSFETs͒.
Numerical techniques to model the EDT component have been developed. [1] [2] [3] Furthermore, the numerical modeling is restricted to EDT in the subflatband regime for negative gate voltage. However, in light of the fact that gate leakage also influences the functionality of circuits, a simple yet accurate framework which predicts the tunneling current trends under positive as well as negative applied gate bias is necessary. In order to ensure reasonable accuracy, it is necessary to consider both EDT and the channel component ͑tunneling between the substrate and the gate region͒ of direct tunneling leakage. The schematic in Fig. 1 illustrates the different components of tunneling leakage mentioned above.
The purpose of this work is to integrate the two components in a simple analytical model. Based on an earlier published model 4 on channel components, we have been able to integrate both the edge component and channel component of direct tunneling fully analytically for the first time. We have tuned the existing fitting parameter in Ref. 4 , i.e., ␣, for the channel and the overlap region to obtain a match with the experimental data. The proposed model is able to predict the tunneling leakage current fairly accurately under both positive and negative gate bias. Further we have shown that for the sub-100 nm technology the overlap length cannot be kept constant at 15-20 nm as suggested in the literature. 5 In the context of gate leakage, the oxide scaling limit for 1 nA/m leakage is shown to be a function of overlap length.
The article is organized as follows. In the next section, the analytical modeling technique used in this work is explained in detail. The subsequent section presents the model predictions in comparison with the experimental data. The Conclusion section highlights the contributions made in this article.
MODELING
Analytical techniques to model the direct tunneling current have largely been based on the WKB approximation. 6 More involved physical models for direct tunneling current from the poly-Si gate into the substrate for negative V g in nMOSFETs have been developed in Ref. 7. A physics based modified WKB formalism has been developed which has been extended suitably to predict EDT. 2, 8 A consistent model covering the entire bias range has been published very recently 4 by rectifying the discrepancies that were present in the original WKB formalism 6 by introducing a few empirical parameters. The robustness of the model in Ref. 4 has been clearly demonstrated by calibrating it with a large number of experimental and numerical data. We adopt this model to find the gate leakage component from the channel and the overlap region separately. Different ␣ values for the channel and the overlap region ͓␣(channel)ϭ0.6 and ␣(overlap) ϭ0.27] have been used to obtain an overall best fit with experimental results reported in Ref.
1. An effective mass m ox value of 0.55m 0 has been used throughout the calculation. The oxide thickness, T ox , refers to the physical oxide thickness. The drain to source voltage V ds is assumed to be zero. Below we give the steps which are new to our scheme.
The total gate current density is modeled as follows:
where L g is the total gate length, L ov the overlap length, and L is the effective gate length such that Lϭ(L g Ϫ2L ov ). Each of the components J ch and J ov are modeled as follows:
where Aϭq 3 /8h b , T is the WKB transmission probability given as follows:
and C ch(ov) is the correction factor introduced in Ref. 4 which is updated keeping in mind the fact that its value will be different for the channel and the overlap region. Hence it is modified as follows:
where b ϭ bo ϭ3.1 eV, V ox is the voltage across the gate oxide. The reason for using the different values of C for the channel and overlap region is explained in the following discussion.
͑1͒ N for channel and overlap region.
It is to be noted that for the overlap region V FB is almost zero, given the fact that both the SDE region and the overlying poly-Si region are heavily doped n ϩ regions. In the following discussion, we use V FB for channel flatband voltage.
The difference in availability of mobile electrons for tunneling in the subflatband region in the channel and overlap region for V g Ͻ0 is ensured by the induction of the V FB term in Eq. ͑5͒ above.
Following Ref. 4 , the impact of poly depletion for V g Ͼ0 is lumped into V ge ϭ(V g ϪV poly ) replacing substrate doping concentration N sub with SDE doping concentration N ov for the overlap region.
͑2͒ Evaluation of V ox for channel and overlap regions. Here, we consider different operating regions of the device.
͑i͒ V g Ͻ0. This region may be further subdivided into two intervals: ͑a͒ V FB ϽV g Ͻ0, and ͑b͒ ϪV dd ϽV g ϽV FB .
In region ͑a͒, the substrate is in depletion and the electric field across the oxide is not favorable for the electrons to tunnel from poly. But at the two overlap regions, the electric field is directed such that electrons tunnel from the accumulated poly-gate into the overlap region. This is the region where tunneling current is dominated by the edge-component only and it is the principal component of offstate power dissipation in modern day IC chips. In region ͑b͒, the channel component becomes comparable and may even dominate over the edge component. ͑ii͒ V g Ͼ0.
Here the SDE region goes into accumulation and the substrate region goes into inversion beyond V th , hence both the channel component and the edge component are present. The oxide voltage drops for the different gate bias range are given as follows:
where s is the voltage drop in the semiconductor. Depend- ing on whether the semiconductor is in accumulation or depletion/inversion, we get two different expressions for s lumped into the following equation:
where The sign of s as inducted in Eq. ͑7͒ above depends on the direction of band bending in the substrate/overlap. It is to be noted that depletion approximation has been assumed when the semiconductor is either in depletion or inversion. For accumulation, the exponential nature of charge buildup with respect to the surface potential in Si is approximated by a first order term. The error incurred is low since band bending in accumulation is generally very small for low voltages and high doping concentration. N sub is replaced by N ov whenever the SDE/overlap region is under consideration.
All the calculations have been done assuming V ds ϭ0. For nonzero V ds , Eq. ͑1͒ in our analysis needs to be modified to include the channel component and one edge component which depends on V gs and the other edge component which depends on V gd . eling technique for different poly-Si gate lengths. As the channel length is shrunk from 4.65 to 0.1 m, for a 20 nm overlap, the kink seen in the I g ϪV g characteristics disappears. This is due to the fact that now the edge component is comparable to the channel component at this dimension. Further in the edge component dominated region, the currents are comparable for both gate lengths since the channel contribution can be neglected. In Fig. 5 , the scalability of overlap length in the context of gate oxide leakage for positive V g has been emphasized. For lower oxide thickness, the difference between tunneling current per unit length for 0 and 20 nm overlap length for a 100 nm transistor becomes more pronounced.
RESULTS AND DISCUSSION
The impact of overlap length on the magnitude of tunneling current is better illustrated in Fig. 6 . The tunneling current at gate voltage of 1.2 V ͑intended supply voltage͒ is plotted as a function of overlap length. The leakage currents for three different oxide thicknesses are matched at 0 nm by normalization. The increase in leakage current for any given oxide thickness is evident. The effect of overalp length on scaling with the leakage constraint of 1 nA/m has been demonstrated in Fig. 7 . The different technology nodes are illustrated with the appropriate combination of gate length, oxide thickness, and supply voltage. The overlap length influences the scaling limit on oxide thickness to achieve a certain leakage current specification.
CONCLUSIONS
We have proposed a simple, fully analytical framework, which combines the channel and the edge component of direct tunneling. With gate leakage impacting circuit performance, it is necessary to come up with schemes to model the direct tunneling component which will be simple enough, yet reasonably accurate.
The relative ease of handling this model compared to more computationally complex gate leakage models makes it a possible framework for integrating with circuit simulators. The simple analytical scheme has been shown to predict tunneling leakge fairly accurately for both positive and neagtive gate biases.
Lastly, we have also shown that ignoring the edge component even for positive V g leads to significant inaccuracies. The scalability of gate leakage with overlap length needs to be taken into account particularly in those applications where leakage requirements are very restrictive. It is desirable to minimize the overlap length for minimizing static power consumption through gate direct tunneling. 
